

ABHIRAM PASHANKAR

abhirampashankar07@gmail.com | +91 9423568914 | Mumbai, India

[Linkedin](#)

EDUCATION

Vivekanand Education Society's Institute of Technology

Bachelor's in Electronics and Telecommunication Engineering

CGPA: 8.63

Mumbai

December 2021 - June 2025

Fergusson College

Science HSC

Percentage: 76.6%

Pune

July 2018 - February 2020

St. Vincent's High School

SSC

Percentage: 93.4%

Pune

June 2017 - March 2018

EXPERIENCE

Tata Motors (ERC) | Intern

Pune/Pimpri-Chinchwad Area, India | May 2024 - September 2024

- Developed a real-time tell-tale detection system for vehicle clusters using Python and OpenCV, achieving a 20% increase in detection accuracy through optimized feature detection and matching algorithms.
- Automated testing processes in the Hardware-in-the-Loop (HIL) lab, resulting in a 30% reduction in testing time and enhancing cluster testing efficiency.
- Successfully integrated the system with CAN protocols and ECUs, improving system reliability and achieving seamless functionality across vehicle platforms.

SKILLS

Programming Languages: C++, Java, Python, Verilog

Web Development: HTML, CSS, ReactJs, Express, NodeJs, MySQL

Libraries/Frameworks: C++ STL Libraries, Tensorflow, NumPy, Pandas, SciKit-learn, OpenCV, Flask

Soft skills: Adaptability, Networking, Analytical Thinking, Public Speaking, Leadership

PROJECTS

Customer Retention using Market Basket Analysis

Jupyter Notebook

- Developed a machine learning framework for predicting customer churn, achieving a 15% increase in identifying at-risk customers.
- Segmented customer profiles to enhance marketing precision thus leading to more targeted campaigns.
- Analyzed purchase patterns with market basket analysis, boosting cross-sell and up-sell opportunities.

Discord Chatbot with Python to book Doctor's appointment

Replit

- Implemented a Discord chatbot for patients to check, book, and cancel appointments, reducing staff workload by 30%.
- Provided 24/7 appointment management, enhancing patient convenience and improving service accessibility.

32-Bit Signed and Unsigned Multiplier using FPGA

Xilinx Vivado

- Implemented Verilog coding for simulation, and optimization of the 32-bit signed and unsigned multiplier module.
- Achieved efficient resource utilization and high-speed performance of upto 5x in FPGA-based calculations.

EXTRACURRICULAR ACTIVITIES

Chief Public Relations Officer, VESIT E-Cell

- Led PR campaigns resulting in a 20% increase in event attendance. Hosted 10+ events, boosting student participation by 30% in entrepreneurial activities.

Volunteer Teacher, U&I

- Taught underprivileged children at a local school every Saturday, fostering educational growth and personal development.